


Pentium® 4 Processor Block Diagram



Netburst™ Micro-architecture Pipeline vs P6

Intel
Developer
Forum
Fall 2000

Basic P6 Pipeline

1	2	3	4	5	6	7	8	9	10
Fetch	Fetch	Decode	Decode	Decode	Rename	ROB Rd	Rdy/Sc	Wb	Exec

Intro at
733MHz
.18μ

Basic Pentium® 4 Processor Pipeline

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
TC Nxt IP	TC Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	Wb	Wb	Wb	Wb	Wb

Intro at
≥ 1.4GHz
.18μ


Hyper pipelined Technology enables industry leading performance and clock rate

Hyper pipelined Technology

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive		

TC Nxt IP: Trace cache next instruction pointer

Pointer from the BTB, indicating location of next instruction.




Hyper pipelined Technology

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC Fetch		Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive	

TC Fetch: Trace cache fetch


Read the decoded instructions (uOPs) out of the Execution Trace Cache



Hyper pipelined Technology

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC	Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive	

Drive: Wire delay
 Drive the uOPs to the allocator




Hyper pipelined Technology

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC	Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive	

Alloc: Allocate

Allocate resources required for execution. The resources include Load buffers, Store buffers, etc..




Hyper pipelined Technology

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC	Fetch	Drive	Alloc	Rename		Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive

Rename: Register renaming

Rename the logical registers (EAX) to the physical register space (128 are implemented).




Hyper pipelined Technology

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC	Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive	

Que: Write into the uOP Queue

uOPs are placed into the queues, where they are held until there is room in the schedulers




Hyper pipelined Technology

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC	Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive	

Sch: Schedule

Write into the schedulers and compute dependencies. Watch for dependency to resolve.




Hyper pipelined Technology

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC	Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive	

Disp: Dispatch

Send the uOPs to the appropriate execution unit.




Hyper pipelined Technology

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC	Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive	

RF: Register File

Read the register file. These are the source(s) for the pending operation (ALU or other).




Hyper pipelined Technology

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive		

Ex: Execute

Execute the uOPs on the appropriate execution port.




Hyper pipelined Technology

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC	Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive	

Flgs: Flags

Compute flags (zero, negative, etc..). These are typically the input to a branch instruction.




Hyper pipelined Technology

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC	Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive	

Br Ck: Branch Check

The branch operation compares the result of the actual branch direction with the prediction.




Hyper pipelined Technology


1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC	Nxt IP	TC	Fetch	Drive	Alloc	Rename	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive	

Drive: Wire delay

Drive the result of the branch check to the front end of the machine.



The Execution Trace Cache



Execution Trace Cache

- **Advanced L1 instruction cache**
 - Caches “decoded” IA-32 instructions (uops)
- **Removes decoder pipeline latency**
- **Capacity is ~12K uOps**
- **Integrates branches into single line**
 - Follows predicted path of program execution

Execution Trace Cache feeds fast engine

Execution Trace Cache

1 cmp 2 br -> T1
.. ... (unused code)
T1: 3 sub
4 br -> T2
.. ... (unused code)
T2: 5 mov 6 sub
7 br -> T3
.. ... (unused code)
T3: 8 add 9 sub
10 mul 11 cmp 12 br -> T4

Trace Cache Delivery

1 cmp	2 br T1	3 T1: sub
4 br T2	5 mov	6 sub
7 br T3	8 T3:add	9 sub
10 mul	11 cmp	12 br T4